

## Microcontrollers



Never stop thinking.

#### **Edition 2001-01**

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 2001. All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

C161K C161O

16-Bit Single-Chip Microcontroller

### Microcontrollers



Never stop thinking.

#### C161K/O

Revision History:	2001-01		V2.0
Previous Version:	03.97	(Preliminary)	
	09.96	(Advance Information)	

Page	Subjects (major changes since last revision)
All	Converted to Infineon layout
All	C161V removed
2	Ordering Codes and Cross-Reference replaced with Derivative Synopsis
5 - 8	Open drain functionality described for P2, P3, P6
8	Bidirectional reset introduced
19	Figure updated
<b>28</b> , <b>29</b>	Revised description of Absolute Max. Ratings and Operating Conditions
32 - 56	Specifications for reduced supply voltage introduced
35	Reduced power consumption
<b>36</b> , <b>37</b>	Clock Generation Modes added
<b>38</b> , <b>39</b>	Description of External Clock Drive improved
41 - 56	Standard 25-MHz timing introduced (timing granularity 2 ns)

#### **We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



## 16-Bit Single-Chip Microcontroller C166 Family

C161K/O

#### C161K/O

- High Performance 16-bit CPU with 4-Stage Pipeline
  - 80 ns Instruction Cycle Time at 25 MHz CPU Clock
  - -400 ns Multiplication (16  $\times$  16 bit), 800 ns Division (32 / 16 bit)
  - Enhanced Boolean Bit Manipulation Facilities
  - Additional Instructions to Support HLL and Operating Systems
  - Register-Based Design with Multiple Variable Register Banks
  - Single-Cycle Context Switching Support
  - 16 MBytes Total Linear Address Space for Code and Data
  - 1024 Bytes On-Chip Special Function Register Area
- 16-Priority-Level Interrupt System with 20 Sources, Sample-Rate down to 40 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- Clock Generation via prescaler or via direct clock input
- On-Chip Memory Modules
  - 2 KBytes On-Chip Internal RAM (IRAM) on C161O,
    - 1 KByte IRAM on C161K
- On-Chip Peripheral Modules
  - Two Multi-Functional General Purpose Timer Units with 5 Timers on C161O, one Timer Unit with 3 Timers on C161K
  - Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
- Up to 4 MBytes External Address Space for Code and Data
  - Programmable External Bus Characteristics for Different Address Ranges
  - Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit Data Bus Width
  - Four Programmable Chip-Select Signals on C161O, two Chip-Select Signals on C161K
- Idle and Power Down Modes
- Programmable Watchdog Timer
- Up to 63 General Purpose I/O Lines
- Power Supply: the C161K/O can operate from a 5 V or a 3 V power supply
- Supported by a Large Range of Development Tools like C-Compilers,
   Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers,
   Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 80-Pin MQFP Package (0.65 mm pitch)



This document describes several derivatives of the C161 group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

Table 1 C161K/O Derivative Synopsis

Derivative <sup>1)</sup>	Max. Oper. Frequency	Operating Voltage	IRAM [KB]	Nr of CSs	Ext. Intr.	CAP IN
SAF-C161K-LM	20 MHz	4.5 to 5.5 V	1	2	4	
SAB-C161K-LM	20 MHz	4.5 to 5.5 V	1	2	4	
SAF-C161K-L25M	25 MHz	4.5 to 5.5 V	1	2	4	
SAB-C161K-L25M	25 MHz	4.5 to 5.5 V	1	2	4	
SAF-C161K-LM3V	20 MHz	3.0 to 3.6 V	1	2	4	
SAB-C161K-LM3V	20 MHz	3.0 to 3.6 V	1	2	4	
SAF-C161O-LM	20 MHz	4.5 to 5.5 V	2	4	7	Yes
SAB-C161O-LM	20 MHz	4.5 to 5.5 V	2	4	7	Yes
SAF-C161O-L25M	25 MHz	4.5 to 5.5 V	2	4	7	Yes
SAB-C161O-L25M	25 MHz	4.5 to 5.5 V	2	4	7	Yes
SAF-C161O-LM3V	20 MHz	3.0 to 3.6 V	2	4	7	Yes
SAB-C161O-LM3V	20 MHz	3.0 to 3.6 V	2	4	7	Yes

<sup>1)</sup> This Data Sheet is valid for devices starting with and including design step HA.

For simplicity all versions are referred to by the term C161K/O throughout this document.

#### **Ordering Information**

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery.

For the available ordering codes for the C161K/O please refer to the "**Product Catalog Microcontrollers**", which summarizes all available microcontroller variants.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.



#### Introduction

The C161K/O is a derivative of the Infineon C166 Family of full featured single-chip CMOS microcontrollers. It combines high CPU performance (up to 12.5 million instructions per second) with peripheral functionality and enhanced IO-capabilities. The C161K/O is especially suited for cost sensitive applications.




Figure 1 Logic Symbol



#### Pin Configuration MQFP Package

(top view)




Figure 2

Note: The **marked** signals are **only available in the C1610**.

Please also refer to the detailed description below (shaded lines).



 Table 2
 Pin Definitions and Functions

Symbol	Pin Num	Input Outp.	Function
XTAL1 XTAL2	3	0	XTAL1: Input to the oscillator amplifier and input to the internal clock generator XTAL2: Output of the oscillator amplifier circuit. To clock the device from an external source, drive XTAL1,
			while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.
P3		IO	Port 3 is a 12-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 3 outputs can be configured as push/pull or open drain drivers. The Port 3 pins serve for following alternate functions:
P3.2	5	I	CAPIN GPT2 Register CAPREL Capture Input This alternate input is only available in the C1610.
P3.3	6	0	T3OUT GPT1 Timer T3 Toggle Latch Output
P3.4	7	1	T3EUD GPT1 Timer T3 External Up/Down Control Input
P3.5	8	1	T4IN GPT1 Timer T4 Count/Gate/Reload/Capture Inp
P3.6	9	1	T3IN GPT1 Timer T3 Count/Gate Input
P3.7	10	1	T2IN GPT1 Timer T2 Count/Gate/Reload/Capture Inp
P3.8	11	I/O	MRST SSC Master-Receive/Slave-Transmit Inp./Outp.
P3.9	12	I/O	MTSR SSC Master-Transmit/Slave-Receive Outp./Inp.
P3.10	13	0	TxD0 ASC0 Clock/Data Output (Async./Sync.)
P3.11	14	I/O	RxD0 ASC0 Data Input (Async.) or Inp./Outp. (Sync.)
P3.12	15	0	BHE External Memory High Byte Enable Signal,
		0	WRH External Memory High Byte Write Strobe
P3.13	16	I/O	SCLK SSC Master Clock Output / Slave Clock Input
P4		IO	Port 4 is a 6-bit bidirectional I/O port. It is bit-wise
			programmable for input or output via direction bits. For a pin
			configured as input, the output driver is put into high-
			impedance state. Port 4 can be used to output the segment
			address lines:
P4.0	17	0	A16 Least Significant Segment Address Line
P4.1	18	0	A17 Segment Address Line
P4.2	19	0	A18 Segment Address Line
P4.3	20	0	A19 Segment Address Line
P4.4	23	0	A20 Segment Address Line
P4.5	24	0	A21 Most Significant Segment Address Line



Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Num	Input Outp.	Function				
RD	25	0	External Memory Read Strobe. RD is activated for every external instruction or data read access.				
WR/ WRL	26	О	External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.				
ALE	27	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.				
ĒĀ	28	I	External Access Enable pin. A low level at this pin during and after Reset forces the C161K/O to begin instruction execution out of external memory. A high level forces execution out of the internal program memory. "ROMless" versions must have this pin tied to '0'.				
PORT0 POL.0-7 POH.0-7		IO	PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, PORT0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.  Demultiplexed bus modes:  Data Path Width: 8-bit 16-bit P0L.0 – P0L.7: D0 – D7 P0H.0 – P0H.7: I/O D8 – D15  Multiplexed bus modes:  Data Path Width: 8-bit 16-bit P0L.0 – P0L.7: AD0 – AD7  AD0 – AD7				
PORT1 P1L.0-7 P1H.0-7		Ю	POH.0 – POH.7: A8 – A15 AD8 – AD15  PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode.				



Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Num	Input Outp.	Function
RSTIN	65	I/O	Reset Input with Schmitt-Trigger characteristics. A low level at this pin while the oscillator is running resets the C161K/O. An internal pullup resistor permits power-on reset using only a capacitor connected to $V_{\rm SS}$ . A spike filter suppresses input pulses < 10 ns. Input pulses >100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 ns + 2 CPU clock cycles. In bidirectional reset mode (enabled by setting bit BDRSTEN in register SYSCON) the $\overline{\rm RSTIN}$ line is internally pulled low for the duration of the internal reset sequence upon any reset (HW, SW, WDT). See note below this table.
			Note: To let the reset configuration of PORT0 settle a reset duration of ca. 1 ms is recommended.
RST OUT	66	0	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.
NMI	67	1	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the C161K/O to go into power down mode. If NMI is high, when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.
P6.0	68	0	Port 6 is a 4-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers.  The Port 6 pins also serve for alternate functions:  CSO  Chip Select 0 Output
P6.1 P6.2 P6.3	70 71	0 0	CS1 Chip Select 1 Output  CS2 Chip Select 2 Output  CS3 Chip Select 3 Output  These chip select outputs are only available in the C1610.



**Table 2 Pin Definitions and Functions** (cont'd)

Symbol	Pin Num	Input Outp.	Function				
P2		Ю	Port 2 is a 7-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers. The following Port 2 pins serve for alternate functions:				
P2.9	72	I	EX1IN Fast External Interrupt 1 Input				
P2.10	73		EX2IN Fast External Interrupt 2 Input				
P2.11	74		EX3IN Fast External Interrupt 3 Input				
P2.12	75	I	EX4IN Fast External Interrupt 4 Input				
	76 77 78		EX5IN Fast External Interrupt 5 Input EX6IN Fast External Interrupt 6 Input EX7IN Fast External Interrupt 7 Input These external interrupts are only available in the C161O.				
P5		I	Port 5 is a 2-bit input-only port with Schmitt-Trigger char. The pins of Port 5 also serve as timer inputs:				
P5.14	79	I	T4EUD GPT1 Timer T4 External Up/Down Control Input				
P5.15	80	I	T2EUD GPT1 Timer T2 External Up/Down Control Input				
$\overline{V_{DD}}$	4, 22, 37, 64	_	Digital Supply Voltage: + 5 V or + 3 V during normal operation and idle mode. ≥ 2.5 V during power down mode.				
$\overline{V_{\mathrm{SS}}}$	1, 21, 38, 63	_	Digital Ground.				

Note: The following behavioral differences must be observed when the bidirectional reset is active:

- Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared automatically after a reset.
- The reset indication flags always indicate a long hardware reset.
- The PORT0 configuration is treated like on a hardware reset. Especially the bootstrap loader may be activated when PoL.4 is low.
- Pin RSTIN may only be connected to external reset devices with an open drain output driver.
- A short hardware reset is extended to the duration of the internal reset sequence.



#### **Functional Description**

The architecture of the C161K/O combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. In addition the on-chip memory blocks allow the design of compact systems with maximum performance.

The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C161K/O.

Note: All time specifications refer to a CPU clock of 25 MHz (see definition in the AC Characteristics section).




Figure 3 Block Diagram

The program memory, the internal RAM (IRAM) and the set of generic peripherals are connected to the CPU via separate buses. A fourth bus, the XBUS, connects external resources as well as additional on-chip resources, the X-Peripherals (see Figure 3).



#### **Memory Organization**

The memory space of the C161K/O is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bitaddressable.

The C161K/O is prepared to incorporate on-chip program memory (not in the ROM-less derivatives, of course) for code or constant data. The internal ROM area can be mapped either to segment 0 or segment 1.

On-chip Internal RAM (IRAM) is provided (1 KByte in the C161K, 2 KBytes in the C161O) as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes ( $2 \times 512$  bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C166 Family.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 4 MBytes of external RAM and/or ROM can be connected to the microcontroller.



#### **External Bus Controller**

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/22-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/22-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/22-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/22-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which control the access to different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 2 or 4 external  $\overline{\text{CS}}$  signals (1 or 3 windows plus default, depending on the device) can be generated in order to save external glue logic. The C161K/O offers the possibility to switch the  $\overline{\text{CS}}$  outputs to an unlatched mode. In this mode the internal filter logic is switched off and the  $\overline{\text{CS}}$  signals are directly generated from the address. The unlatched  $\overline{\text{CS}}$  mode is enabled by setting CSCFG (SYSCON.6).

For applications which require less than 4 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte, or to 64 KByte. In this case Port 4 outputs four, two, or no address lines at all. It outputs all 6 address lines, if an address space of 4 MBytes is used.



#### **Central Processing Unit (CPU)**

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C161K/O's instructions can be executed in just one machine cycle which requires 80 ns at 25 MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a  $16 \times 16$  bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', allows reducing the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.




Figure 4 CPU Block Diagram



The CPU has a register context consisting of up to 16 wordwide GPRs at its disposal. These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 1024 words is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C161K/O instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



#### **Interrupt System**

With an interrupt response time within a range from just 5 to 12 CPU clocks (in case of internal program execution), the C161K/O is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the C161K/O supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The C161K/O has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

**Table 3** shows all of the possible C161K/O interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not used by associated peripherals, may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).



Table 3 C161K/O Interrupt Nodes

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
External Interrupt 1	CC9IR	CC9IE	CC9INT	00'0064 <sub>H</sub>	19 <sub>H</sub>
External Interrupt 2	CC10IR	CC10IE	CC10INT	00'0068 <sub>H</sub>	1A <sub>H</sub>
External Interrupt 3	CC11IR	CC11IE	CC11INT	00'006C <sub>H</sub>	1B <sub>H</sub>
External Interrupt 4	CC12IR	CC12IE	CC12INT	00'0070 <sub>H</sub>	1C <sub>H</sub>
External Interrupt 5	CC13IR	CC13IE	CC13INT	00'0074 <sub>H</sub>	1D <sub>H</sub>
External Interrupt 6	CC14IR	CC14IE	CC14INT	00'0078 <sub>H</sub>	1E <sub>H</sub>
External Interrupt 7	CC15IR	CC15IE	CC15INT	00'007C <sub>H</sub>	1F <sub>H</sub>
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 <sub>H</sub>	22 <sub>H</sub>
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C <sub>H</sub>	23 <sub>H</sub>
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 <sub>H</sub>	24 <sub>H</sub>
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 <sub>H</sub>	25 <sub>H</sub>
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 <sub>H</sub>	26 <sub>H</sub>
GPT2 CAPREL Reg.	CRIR	CRIE	CRINT	00'009C <sub>H</sub>	27 <sub>H</sub>
ASC0 Transmit	S0TIR	S0TIE	S0TINT	00'00A8 <sub>H</sub>	2A <sub>H</sub>
ASC0 Transmit Buffer	S0TBIR	S0TBIE	S0TBINT	00'011C <sub>H</sub>	47 <sub>H</sub>
ASC0 Receive	S0RIR	S0RIE	S0RINT	00'00AC <sub>H</sub>	2B <sub>H</sub>
ASC0 Error	S0EIR	S0EIE	S0EINT	00'00B0 <sub>H</sub>	2C <sub>H</sub>
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 <sub>H</sub>	2D <sub>H</sub>
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 <sub>H</sub>	2E <sub>H</sub>
SSC Error	SCEIR	SCEIE	SCEINT	00'00BC <sub>H</sub>	2F <sub>H</sub>

Note: The shaded interrupt nodes are only available in the C161O, not in the C161K.



The C161K/O also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

**Table 4** shows all of the possible exceptions or error conditions that can arise during runtime:

Table 4 Hardware Trap Summary

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions:  - Hardware Reset  - Software Reset  - W-dog Timer Overflow	_	RESET RESET RESET	00'0000 <sub>H</sub> 00'0000 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	
Class A Hardware Traps:  - Non-Maskable Interrupt  - Stack Overflow  - Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008 <sub>H</sub> 00'0010 <sub>H</sub> 00'0018 <sub>H</sub>	02 <sub>H</sub> 04 <sub>H</sub> 06 <sub>H</sub>	
Class B Hardware Traps:  - Undefined Opcode  - Protected Instruction Fault	UNDOPC PRTFLT	BTRAP BTRAP	00'0028 <sub>H</sub> 00'0028 <sub>H</sub>	0A <sub>H</sub> 0A <sub>H</sub>	 
<ul> <li>Illegal Word Operand Access</li> </ul>	ILLOPA	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	I
<ul> <li>Illegal Instruction</li> <li>Access</li> </ul>	ILLINA	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	I
<ul> <li>Illegal External Bus Access</li> </ul>	ILLBUS	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	I
Reserved	_	_	[2C <sub>H</sub> – 3C <sub>H</sub> ]	[0B <sub>H</sub> – 0F <sub>H</sub> ]	_
Software Traps  – TRAP Instruction	_	_	Any [00'0000 <sub>H</sub> - 00'01FC <sub>H</sub> ] in steps of 4 <sub>H</sub>	Any [00 <sub>H</sub> – 7F <sub>H</sub> ]	Current CPU Priority



#### **General Purpose Timer (GPT) Unit**

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 16 TCL.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e.g. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.




Figure 5 Block Diagram of GPT1

With its maximum resolution of 8 TCL, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock. The count direction (up/down) for each timer is programmable by software. Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5. The overflows/underflows of timer T6 can cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows the C161K/O to measure absolute time differences or to perform pulse multiplication without software overhead.



The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3's inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.

Note: Block GPT2 is only available in the C161O, not in the C161K.




Figure 6 Block Diagram of GPT2



#### **Serial Channels**

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/Synchronous Serial Channel (**ASC0**) and a High-Speed Synchronous Serial Channel (**SSC**).

**The ASC0** is upward compatible with the serial ports of the Infineon 8-bit microcontroller families and supports full-duplex asynchronous communication at up to 781 kBaud and half-duplex synchronous communication at up to 3.1 MBaud (@ 25 MHz CPU clock).

A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling 4 separate interrupt vectors are provided. In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data plus wake up bit mode).

In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift clock which is generated by the ASC0. The ASC0 always shifts the LSB first. A loop back option is available for testing purposes.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

**The SSC** supports full-duplex synchronous communication at up to 6.25 MBaud (@ 25 MHz CPU clock). It may be configured so it interfaces with serially linked peripheral components. A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception, and error handling three separate interrupt vectors are provided.

The SSC transmits or receives characters of 2 ... 16 bits length synchronously to a shift clock which can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB and allows the selection of shifting and latching clock edges as well as the clock polarity.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. Transmit and receive error supervise the correct handling of the data buffer. Phase and baudrate error detect incorrect serial data.



#### **Watchdog Timer**

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided by 2/128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between  $20 \, \mu s$  and  $336 \, ms$  can be monitored (@  $25 \, MHz$ ).

The default Watchdog Timer interval after reset is 5.24 ms (@ 25 MHz).

#### **Parallel Ports**

The C161K/O provides up to 63 I/O lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A21/19/17 ... A16 in systems where segmentation is enabled to access more than 64 KBytes of memory. Port 6 provides optional chip select signals.

Port 3 includes alternate functions of timers, serial interfaces, and the optional bus control signal  $\overline{BHE}/\overline{WRH}$ .

Port 5 is used for timer control signals.



#### **Instruction Set Summary**

Table 5 lists the instructions of the C161K/O in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "C166 Family Instruction Set Manual".

This document also provides a detailed description of each instruction.

Table 5 Instruction Set Summary

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise XOR, (word/byte operands)	2/4
BCLR	Clear direct bit	2
BSET	Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL / SHR	Shift left/right direct word GPR	2
ROL / ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2



Table 5 Instruction Set Summary (cont'd)

Mnemonic	Description	Bytes
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand. with zero extension	2/4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
J(N)B	Jump relative if direct bit is (not) set	4
JBC	Jump relative and clear bit if direct bit is set	4
JNBS	Jump relative and set bit if direct bit is not set	4
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH, POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack and update register with word operand	4
RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes NMI-pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4
	Null operation	2



#### **Special Function Registers Overview**

The following table lists all SFRs which are implemented in the C161K/O in alphabetical order.

**Bit-addressable** SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-peripherals are marked with the letter "**X**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Note: The shaded registers are only available in the C161O, not in the C161K.

Table 6 C161K/O Registers, Ordered by Name

Name		Physical Address	8-Bit Addr.	Description	Reset Value
ADDRSEL1		FE18 <sub>H</sub>	0C <sub>H</sub>	Address Select Register 1	0000 <sub>H</sub>
ADDRSEL2	2	FE1A <sub>H</sub>	0D <sub>H</sub>	Address Select Register 2	0000 <sub>H</sub>
ADDRSEL3	3	FE1C <sub>H</sub>	0E <sub>H</sub>	Address Select Register 3	0000 <sub>H</sub>
ADDRSEL4	ļ	FE1E <sub>H</sub>	0F <sub>H</sub>	Address Select Register 4	0000 <sub>H</sub>
BUSCON0	b	FF0C <sub>H</sub>	86 <sub>H</sub>	Bus Configuration Register 0	0XX0 <sub>H</sub>
BUSCON1	b	FF14 <sub>H</sub>	8A <sub>H</sub>	Bus Configuration Register 1	0000 <sub>H</sub>
BUSCON2	b	FF16 <sub>H</sub>	8B <sub>H</sub>	Bus Configuration Register 2	0000 <sub>H</sub>
BUSCON3	b	FF18 <sub>H</sub>	8C <sub>H</sub>	Bus Configuration Register 3	0000 <sub>H</sub>
BUSCON4	b	FF1A <sub>H</sub>	8D <sub>H</sub>	Bus Configuration Register 4	0000 <sub>H</sub>
CAPREL		FE4A <sub>H</sub>	25 <sub>H</sub>	GPT2 Capture/Reload Register	0000 <sub>H</sub>
CC10IC	b	FF8C <sub>H</sub>	C6 <sub>H</sub>	EX2IN Interrupt Control Register	0000 <sub>H</sub>
CC11IC	b	FF8E <sub>H</sub>	C7 <sub>H</sub>	EX3IN Interrupt Control Register	0000 <sub>H</sub>
CC12IC	b	FF90 <sub>H</sub>	C8 <sub>H</sub>	EX4IN Interrupt Control Register	0000 <sub>H</sub>
CC13IC	b	FF92 <sub>H</sub>	C9 <sub>H</sub>	EX5IN Interrupt Control Register	0000 <sub>H</sub>
CC14IC	b	FF94 <sub>H</sub>	CA <sub>H</sub>	EX6IN Interrupt Control Register	0000 <sub>H</sub>
CC15IC	b	FF96 <sub>H</sub>	CB <sub>H</sub>	EX7IN Interrupt Control Register	0000 <sub>H</sub>
CC9IC	b	FF8A <sub>H</sub>	C5 <sub>H</sub>	EX1IN Interrupt Control Register	0000 <sub>H</sub>
СР		FE10 <sub>H</sub>	08 <sub>H</sub>	CPU Context Pointer Register	FC00 <sub>H</sub>
CRIC	b	FF6A <sub>H</sub>	B5 <sub>H</sub>	GPT2 CAPREL Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CSP		FE08 <sub>H</sub>	04 <sub>H</sub>	CPU Code Seg. Pointer Reg. (read only)	0000 <sub>H</sub>



Table 6 C161K/O Registers, Ordered by Name (cont'd)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
DP0H	b	F102 <sub>H</sub>	Ε	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP0L	b	F100 <sub>H</sub>	Ε	80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>
DP1H	b	F106 <sub>H</sub>	Ε	83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
DP1L	b	F104 <sub>H</sub>	Ε	82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP2	b	FFC2 <sub>H</sub>		E1 <sub>H</sub>	Port 2 Direction Control Register	0000 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>		E3 <sub>H</sub>	Port 3 Direction Control Register	0000 <sub>H</sub>
DP4	b	FFCA <sub>H</sub>		E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
DP6	b	FFCE <sub>H</sub>		E7 <sub>H</sub>	Port 6 Direction Control Register	00 <sub>H</sub>
DPP0		FE00 <sub>H</sub>		00 <sub>H</sub>	CPU Data Page Pointer 0 Reg. (10 bits)	0000 <sub>H</sub>
DPP1		FE02 <sub>H</sub>		01 <sub>H</sub>	CPU Data Page Pointer 1 Reg. (10 bits)	0001 <sub>H</sub>
DPP2		FE04 <sub>H</sub>		02 <sub>H</sub>	CPU Data Page Pointer 2 Reg. (10 bits)	0002 <sub>H</sub>
DPP3		FE06 <sub>H</sub>		03 <sub>H</sub>	CPU Data Page Pointer 3 Reg. (10 bits)	0003 <sub>H</sub>
EXICON	b	F1C0 <sub>H</sub>	Ε	E0 <sub>H</sub>	External Interrupt Control Register	0000 <sub>H</sub>
IDCHIP		F07C <sub>H</sub>	Ε	3E <sub>H</sub>	Identifier	05XX <sub>H</sub>
IDMANUF		F07E <sub>H</sub>	Ε	3F <sub>H</sub>	Identifier	1820 <sub>H</sub>
IDMEM		F07A <sub>H</sub>	Ε	3D <sub>H</sub>	Identifier	0000 <sub>H</sub>
IDMEM2		F076 <sub>H</sub>	Ε	3B <sub>H</sub>	Identifier	0000 <sub>H</sub>
IDPROG		F078 <sub>H</sub>	Ε	3C <sub>H</sub>	Identifier	0000 <sub>H</sub>
MDC	b	FF0E <sub>H</sub>		87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>
MDH		FE0C <sub>H</sub>		06 <sub>H</sub>	CPU Multiply Divide Reg. – High Word	0000 <sub>H</sub>
MDL		FE0E <sub>H</sub>		07 <sub>H</sub>	CPU Multiply Divide Reg. – Low Word	0000 <sub>H</sub>
ODP2	b	F1C2 <sub>H</sub>	Ε	E1 <sub>H</sub>	Port 2 Open Drain Control Register	0000 <sub>H</sub>
ODP3	b	F1C6 <sub>H</sub>	Ε	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>
ODP6	b	F1CE <sub>H</sub>	Ε	E7 <sub>H</sub>	Port 6 Open Drain Control Register	00 <sub>H</sub>
ONES	b	FF1E <sub>H</sub>		8F <sub>H</sub>	Constant Value 1's Register (read only)	FFFF <sub>H</sub>
P0H	b	FF02 <sub>H</sub>		81 <sub>H</sub>	Port 0 High Reg. (Upper half of PORT0)	00 <sub>H</sub>
P0L	b	FF00 <sub>H</sub>		80 <sub>H</sub>	Port 0 Low Reg. (Lower half of PORT0)	00 <sub>H</sub>
P1H	b	FF06 <sub>H</sub>		83 <sub>H</sub>	Port 1 High Reg. (Upper half of PORT1)	00 <sub>H</sub>
P1L	b	FF04 <sub>H</sub>		82 <sub>H</sub>	Port 1 Low Reg.(Lower half of PORT1)	00 <sub>H</sub>
P2	b	FFC0 <sub>H</sub>		E0 <sub>H</sub>	Port 2 Register	0000 <sub>H</sub>



Table 6 C161K/O Registers, Ordered by Name (cont'd)

Name		Physical Address	8-Bit Addr.	Description	Reset Value
P3	b	FFC4 <sub>H</sub>	E2 <sub>H</sub>	Port 3 Register	0000 <sub>H</sub>
P4	b	FFC8 <sub>H</sub>	E4 <sub>H</sub>	Port 4 Register (8 bits)	00 <sub>H</sub>
P5	b	FFA2 <sub>H</sub>	D1 <sub>H</sub>	Port 5 Register (read only)	XXXX <sub>H</sub>
P6	b	FFCC <sub>H</sub>	E6 <sub>H</sub>	Port 6 Register (8 bits)	00 <sub>H</sub>
PECC0		FEC0 <sub>H</sub>	60 <sub>H</sub>	PEC Channel 0 Control Register	0000 <sub>H</sub>
PECC1		FEC2 <sub>H</sub>	61 <sub>H</sub>	PEC Channel 1 Control Register	0000 <sub>H</sub>
PECC2		FEC4 <sub>H</sub>	62 <sub>H</sub>	PEC Channel 2 Control Register	0000 <sub>H</sub>
PECC3		FEC6 <sub>H</sub>	63 <sub>H</sub>	PEC Channel 3 Control Register	0000 <sub>H</sub>
PECC4		FEC8 <sub>H</sub>	64 <sub>H</sub>	PEC Channel 4 Control Register	0000 <sub>H</sub>
PECC5		FECA <sub>H</sub>	65 <sub>H</sub>	PEC Channel 5 Control Register	0000 <sub>H</sub>
PECC6		FECC <sub>H</sub>	66 <sub>H</sub>	PEC Channel 6 Control Register	0000 <sub>H</sub>
PECC7		FECE <sub>H</sub>	67 <sub>H</sub>	PEC Channel 7 Control Register	0000 <sub>H</sub>
PSW	b	FF10 <sub>H</sub>	88 <sub>H</sub>	CPU Program Status Word	0000 <sub>H</sub>
RP0H	b	F108 <sub>H</sub> <b>E</b>	84 <sub>H</sub>	System Startup Config. Reg. (Rd. only)	XX <sub>H</sub>
S0BG		FEB4 <sub>H</sub>	5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>
S0CON	b	FFB0 <sub>H</sub>	D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>
S0EIC	b	FF70 <sub>H</sub>	B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Ctrl. Reg	0000 <sub>H</sub>
S0RBUF		FEB2 <sub>H</sub>	59 <sub>H</sub>	Serial Channel 0 Receive Buffer Reg. (read only)	XX <sub>H</sub>
S0RIC	b	FF6E <sub>H</sub>	B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register	0000 <sub>H</sub>
S0TBIC	b	F19C <sub>H</sub> <b>E</b>	CE <sub>H</sub>	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 <sub>H</sub>
S0TBUF		FEB0 <sub>H</sub>	58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Register (write only)	00 <sub>H</sub>
S0TIC	b	FF6C <sub>H</sub>	B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register	0000 <sub>H</sub>
SP		FE12 <sub>H</sub>	09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>
SSCBR		F0B4 <sub>H</sub> <b>E</b>	5A <sub>H</sub>	SSC Baudrate Register	0000 <sub>H</sub>
SSCCON	b	FFB2 <sub>H</sub>	D9 <sub>H</sub>	SSC Control Register	0000 <sub>H</sub>



Table 6 C161K/O Registers, Ordered by Name (cont'd)

SSCRB F0B2 <sub>H</sub> E 59 <sub>H</sub> SSC Receive Buffer XX SSCRIC b FF74 <sub>H</sub> BA <sub>H</sub> SSC Receive Interrupt Control Register 0	000 <sub>H</sub> (XX <sub>H</sub> 000 <sub>H</sub> 000 <sub>H</sub> 000 <sub>H</sub>
SSCRIC b FF74 <sub>H</sub> BA <sub>H</sub> SSC Receive Interrupt Control Register 0	000 <sub>H</sub> 000 <sub>H</sub>
	000 <sub>H</sub>
COOTE FOR FOR SOUTH TO SEE	000 <sub>H</sub>
<b>SSCTB</b> F0B0 <sub>H</sub> <b>E</b> $  58_{H}  $ SSC Transmit Buffer 0	
SSCTIC b FF72 <sub>H</sub> B9 <sub>H</sub> SSC Transmit Interrupt Control Register 0	400
STKOV FE14 <sub>H</sub> 0A <sub>H</sub> CPU Stack Overflow Pointer Register F.	A00 <sub>H</sub>
STKUN FE16 <sub>H</sub> 0B <sub>H</sub> CPU Stack Underflow Pointer Register Fe	C00 <sub>H</sub>
SYSCON b FF12 <sub>H</sub> 89 <sub>H</sub> CPU System Configuration Register <sup>1)</sup> 00	XX0 <sub>H</sub>
T2 FE40 <sub>H</sub> 20 <sub>H</sub> GPT1 Timer 2 Register 0	000 <sub>H</sub>
<b>T2CON b</b> FF40 <sub>H</sub> A0 <sub>H</sub> GPT1 Timer 2 Control Register 0	000 <sub>H</sub>
T2IC b FF60 <sub>H</sub> B0 <sub>H</sub> GPT1 Timer 2 Interrupt Control Register 0	000 <sub>H</sub>
T3 FE42 <sub>H</sub> 21 <sub>H</sub> GPT1 Timer 3 Register 0	000 <sub>H</sub>
T3CON b FF42 <sub>H</sub> A1 <sub>H</sub> GPT1 Timer 3 Control Register 0	000 <sub>H</sub>
T3IC b FF62 <sub>H</sub> B1 <sub>H</sub> GPT1 Timer 3 Interrupt Control Register 0	000 <sub>H</sub>
T4 FE44 <sub>H</sub> 22 <sub>H</sub> GPT1 Timer 4 Register 0	000 <sub>H</sub>
<b>T4CON b</b> FF44 <sub>H</sub> A2 <sub>H</sub> GPT1 Timer 4 Control Register 0	000 <sub>H</sub>
<b>T4IC b</b> FF64 <sub>H</sub> B2 <sub>H</sub> GPT1 Timer 4 Interrupt Control Register 0	000 <sub>H</sub>
T5 FE46 <sub>H</sub> 23 <sub>H</sub> GPT2 Timer 5 Register 0	000 <sub>H</sub>
<b>T5CON b</b> FF46 <sub>H</sub> A3 <sub>H</sub> GPT2 Timer 5 Control Register 0	000 <sub>H</sub>
<b>T5IC b</b> FF66 <sub>H</sub> B3 <sub>H</sub> GPT2 Timer 5 Interrupt Control Register 0	000 <sub>H</sub>
T6 FE48 <sub>H</sub> 24 <sub>H</sub> GPT2 Timer 6 Register 0	000 <sub>H</sub>
<b>T6CON b</b> FF48 <sub>H</sub> A4 <sub>H</sub> GPT2 Timer 6 Control Register 0	000 <sub>H</sub>
T6IC b FF68 <sub>H</sub> B4 <sub>H</sub> GPT2 Timer 6 Interrupt Control Register 0	000 <sub>H</sub>
TFR b FFAC <sub>H</sub> D6 <sub>H</sub> Trap Flag Register 0	000 <sub>H</sub>
WDT FEAE <sub>H</sub> 57 <sub>H</sub> Watchdog Timer Register (read only) 0	000 <sub>H</sub>
WDTCON b FFAE <sub>H</sub> D7 <sub>H</sub> Watchdog Timer Control Register <sup>2)</sup> 00	OXXH
<b>ZEROS b</b> FF1C <sub>H</sub> 8E <sub>H</sub> Constant Value 0's Register (read only) 0	000 <sub>H</sub>

<sup>1)</sup> The system configuration is selected during reset.

 $<sup>^{2)}\,\,</sup>$  The reset value depends on the indicated reset source.



#### **Absolute Maximum Ratings**

Table 7 Absolute Maximum Rating Parameters

Parameter	Symbol	Limit '	Values	Unit	Notes	
		min.	max.			
Storage temperature	$T_{ST}$	-65	150	°C	_	
Junction temperature	$T_{J}$	-40	150	°C	under bias	
Voltage on $V_{\rm DD}$ pins with respect to ground ( $V_{\rm SS}$ )	$V_{DD}$	-0.5	6.5	V	_	
Voltage on any pin with respect to ground $(V_{SS})$	$V_{IN}$	-0.5	V <sub>DD</sub> + 0.5	V	_	
Input current on any pin during overload condition	_	-10	10	mA	_	
Absolute sum of all input currents during overload condition	_	_	11001	mA	_	
Power dissipation	$P_{DISS}$	_	1.5	W	_	

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions  $(V_{IN} > V_{DD})$  or  $V_{IN} < V_{SS}$  the voltage on  $V_{DD}$  pins with respect to ground  $(V_{SS})$  must not exceed the values defined by the absolute maximum ratings.



#### **Operating Conditions**

The following operating conditions must not be exceeded in order to ensure correct operation of the C161K/O. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

**Table 8** Operating Condition Parameters

Parameter	Symbol	Limit	Values	Unit	Notes	
		min.	max.			
Standard digital supply voltage	$V_{DD}$	4.5	5.5	V	Active mode, $f_{\text{CPUmax}} = 25 \text{ MHz}$	
(5 V versions)		2.5 <sup>1)</sup>	5.5	V	Power Down mode	
Reduced digital supply voltage	$V_{DD}$	3.0	3.6	V	Active mode, $f_{\text{CPUmax}} = 20 \text{ MHz}$	
(3 V versions)		2.5 <sup>1)</sup>	3.6	V	Power Down mode	
Digital ground voltage	$V_{SS}$		0	V	Reference voltage	
Overload current	$I_{OV}$	_	±5	mA	Per pin <sup>2)3)</sup>	
Absolute sum of overload currents	$\Sigma  I_{OV} $	_	50	mA	3)	
External Load Capacitance	$C_{L}$	_	100	pF	_	
Ambient temperature	$T_{A}$	0	70	°C	SAB-C161K/O	
		-40	85	°C	SAF-C161K/O	
		-40	125	°C	SAK-C161K/O	

<sup>1)</sup> Output voltages and output currents will be reduced when  $V_{
m DD}$  leaves the range defined for active mode.

Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e.  $V_{\rm OV} > V_{\rm DD} + 0.5$  V or  $V_{\rm OV} < V_{\rm SS}$  - 0.5 V). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltage must remain within the specified limits. Proper operation is not guaranteed if overload conditions occur on functional pins such as XTAL1,  $\overline{\rm RD}$ ,  $\overline{\rm WR}$ , etc.

<sup>3)</sup> Not 100% tested, guaranteed by design and characterization.



#### **Parameter Interpretation**

The parameters listed in the following partly represent the characteristics of the C161K/O and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

#### CC (Controller Characteristics):

The logic of the C161K/O will provide signals with the respective timing characteristics.

#### **SR** (System Requirement):

The external system must provide signals with the respective timing characteristics to the C161K/O.

#### **DC Characteristics (Standard Supply Voltage Range)**

(Operating Conditions apply)<sup>1)</sup>

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	max.			
Input low voltage (TTL, all except XTAL1)	V <sub>IL</sub> SR	-0.5	0.2 V <sub>DD</sub> - 0.1	V	_	
Input low voltage XTAL1	$V_{IL2}$ SR	-0.5	0.3 $V_{ m DD}$	V	_	
Input high voltage (TTL, all except RSTIN and XTAL1)	V <sub>IH</sub> SR	0.2 V <sub>DD</sub> + 0.9	V <sub>DD</sub> + 0.5	V	_	
Input high voltage RSTIN (when operated as input)	V <sub>IH1</sub> SR	0.6 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_	
Input high voltage XTAL1	V <sub>IH2</sub> SR	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_	
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, RSTOUT, RSTIN <sup>2)</sup> )	V <sub>OL</sub> CC	_	0.45	V	I <sub>OL</sub> = 2.4 mA	
Output low voltage (all other outputs)	V <sub>OL1</sub> CC	_	0.45	V	I <sub>OL</sub> = 1.6 mA	
Output high voltage <sup>3)</sup>	$V_{OH}$ CC	2.4	_	V	$I_{OH}$ = -2.4 mA	
(PORT0, PORT1, Port 4, ALE, RD, WR, BHE, RSTOUT)		0.9 V <sub>DD</sub>	_	V	$I_{\rm OH}$ = -0.5 mA	
Output high voltage <sup>3)</sup>	$V_{OH1}CC$	2.4	_	V	$I_{OH}$ = -1.6 mA	
(all other outputs)		0.9 V <sub>DD</sub>	_	V	$I_{OH}$ = -0.5 mA	
Input leakage current (Port 5)	I <sub>OZ1</sub> CC	_	±200	nA	0 V < $V_{\text{IN}}$ < $V_{\text{DD}}$	
Input leakage current (all other)	I <sub>OZ2</sub> CC	_	±500	nA	$0.45 \text{ V} < V_{\text{IN}} < V_{\text{DD}}$	
RSTIN inactive current <sup>4)</sup>	I <sub>RSTH</sub> 5)	_	-10	μΑ	$V_{IN} = V_{IH1}$	



### DC Characteristics (Standard Supply Voltage Range) (cont'd)

(Operating Conditions apply)<sup>1)</sup>

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
RSTIN active current <sup>4)</sup>	I <sub>RSTL</sub> <sup>6)</sup>	-100	_	μΑ	$V_{IN} = V_{IL}$
RD/WR inact. current <sup>7)</sup>	$I_{RWH}^{5)}$	_	-40	μΑ	V <sub>OUT</sub> = 2.4 V
RD/WR active current <sup>7)</sup>	$I_{RWL}^{(6)}$	-500	_	μΑ	$V_{OUT} = V_{OLmax}$
ALE inactive current <sup>7)</sup>	$I_{ALEL}^{5)}$	_	40	μΑ	$V_{OUT} = V_{OLmax}$
ALE active current <sup>7)</sup>	$I_{ALEH}^{(6)}$	500	_	μΑ	$V_{OUT}$ = 2.4 V
Port 6 inactive current <sup>7)</sup>	$I_{P6H}^{5)}$	_	-40	μΑ	$V_{OUT}$ = 2.4 V
Port 6 active current <sup>7)</sup>	$I_{P6L}^{6)}$	-500	_	μΑ	$V_{OUT} = V_{OL1max}$
PORT0 configuration current <sup>7)</sup>	$I_{POH}^{5)}$	_	-10	μΑ	$V_{IN} = V_{IHmin}$
	$I_{POL}^{(6)}$	-100	_	μΑ	$V_{IN} = V_{ILmax}$
XTAL1 input current	$I_{IL}$ CC	_	±20	μΑ	0 V < $V_{\text{IN}}$ < $V_{\text{DD}}$
Pin capacitance <sup>8)</sup> (digital inputs/outputs)	$C_{IO}$ CC	_	10	pF	f = 1 MHz $T_A$ = 25 °C

Neeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal levels outside these specifications also refer to the specification of the overload current  $I_{OV}$ .

<sup>2)</sup> Valid in bidirectional reset mode only.

<sup>3)</sup> This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.

These parameters describe the  $\overline{RSTIN}$  pullup, which equals a resistance of ca. 50 to 250 k $\Omega$ .

<sup>5)</sup> The maximum current may be drawn while the respective signal line remains inactive.

<sup>6)</sup> The minimum current must be drawn in order to drive the respective signal line active.

<sup>7)</sup> This specification is valid during Reset and during Adapt-mode.

<sup>8)</sup> Not 100% tested, guaranteed by design and characterization.



# DC Characteristics (Reduced Supply Voltage Range) (Operating Conditions apply)<sup>1)</sup>

Parameter	Symbol		Limit Values		Unit	Test Condition	
			min.	max.			
Input low voltage (TTL, all except XTAL1)	V <sub>IL</sub> S	SR	-0.5	0.8	V	_	
Input low voltage XTAL1	$V_{IL2}$ S	SR	-0.5	0.3 V <sub>DD</sub>	V	_	
Input high voltage (TTL, all except RSTIN and XTAL1)	V <sub>IH</sub> S	SR	1.8	V <sub>DD</sub> + 0.5	V	_	
Input high voltage RSTIN (when operated as input)	V <sub>IH1</sub> S	SR	0.6 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	٧	_	
Input high voltage XTAL1	V <sub>IH2</sub> S	SR	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_	
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, RSTOUT, RSTIN <sup>2)</sup> )	V <sub>OL</sub> (	CC	-	0.45	V	I <sub>OL</sub> = 1.6 mA	
Output low voltage (all other outputs)	V <sub>OL1</sub> C	CC	_	0.45	V	I <sub>OL</sub> = 1.0 mA	
Output high voltage <sup>3)</sup> (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, RSTOUT)	V <sub>OH</sub> C	CC	0.9 V <sub>DD</sub>	_	V	I <sub>OH</sub> = -0.5 mA	
Output high voltage <sup>3)</sup> (all other outputs)	V <sub>OH1</sub> C	CC	0.9 V <sub>DD</sub>	_	V	$I_{\rm OH}$ = -0.25 mA	
Input leakage current (Port 5)	$I_{OZ1}$ (	CC	1	±200	nA	0 V < $V_{\text{IN}}$ < $V_{\text{DD}}$	
Input leakage current (all other)	$I_{\rm OZ2}$ (		_	±500	nA	$0.45 \text{ V} < V_{\text{IN}} < V_{\text{DD}}$	
RSTIN inactive current <sup>4)</sup>	$I_{RSTH}^5$	5)	_	-10	μΑ	$V_{IN} = V_{IH1}$	
RSTIN active current <sup>4)</sup>	$I_{RSTL}^6$	5)	-100	_	μΑ	$V_{IN} = V_{IL}$	
RD/WR inact. current <sup>7)</sup>	$I_{\text{RWH}}^{5)}$	)	_	-10	μΑ	$V_{OUT}$ = 2.4 V	
RD/WR active current <sup>7)</sup>	$I_{\rm RWL}^{6)}$	)	-500	_	μΑ	$V_{OUT} = V_{OLmax}$	
ALE inactive current <sup>7)</sup>	I <sub>ALEL</sub> 5	)	_	20	μΑ	$V_{OUT} = V_{OLmax}$	
ALE active current <sup>7)</sup>	I <sub>ALEH</sub> <sup>6</sup>	5)	500	_	μΑ	$V_{OUT}$ = 2.4 V	
Port 6 inactive current <sup>7)</sup>	$I_{P6H}^{5)}$		_	-10	μΑ	$V_{OUT}$ = 2.4 V	
Port 6 active current <sup>7)</sup>	$I_{P6L}^{6)}$		-500	_	μΑ	$V_{OUT} = V_{OL1max}$	



## DC Characteristics (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)<sup>1)</sup>

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
PORT0 configuration current <sup>7)</sup>	$I_{POH}^{5)}$	_	-5	μΑ	$V_{IN} = V_{IHmin}$
	$I_{P0L}^{6)}$	-100	_	μΑ	$V_{IN} = V_{ILmax}$
XTAL1 input current	$I_{IL}$ CC	_	±20	μΑ	0 V < $V_{\text{IN}}$ < $V_{\text{DD}}$
Pin capacitance <sup>8)</sup> (digital inputs/outputs)	$C_{IO}$ CC	_	10	pF	f = 1 MHz $T_{A}$ = 25 °C

Keeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal levels outside these specifications also refer to the specification of the overload current  $I_{OV}$ .

<sup>2)</sup> Valid in bidirectional reset mode only.

<sup>3)</sup> This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.

<sup>&</sup>lt;sup>4)</sup> These parameters describe the  $\overline{\text{RSTIN}}$  pullup, which equals a resistance of ca. 50 to 250 k $\Omega$ .

<sup>5)</sup> The maximum current may be drawn while the respective signal line remains inactive.

<sup>6)</sup> The minimum current must be drawn in order to drive the respective signal line active.

<sup>7)</sup> This specification is valid during Reset and during Adapt-mode.

<sup>8)</sup> Not 100% tested, guaranteed by design and characterization.



## Power Consumption C161K/O (Standard Supply Voltage Range)

(Operating Conditions apply)

Parameter	Symbol	Symbol Limit Values		Unit	<b>Test Condition</b>
		min.	max.		
Power supply current (active) with all peripherals active	$I_{DD5}$	_	15 + 1.8 × f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IL}}$ $f_{\text{CPU}}$ in $[\text{MHz}]^{1)}$
Idle mode supply current with all peripherals active	$I_{IDX5}$	_	2 + 0.4 × f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}}$ in [MHz] <sup>1)</sup>
Power-down mode supply current	$I_{PDO5}$	_	50	μΑ	$V_{\rm DD} = V_{\rm DDmax}^{2)}$

The supply current is a function of the operating frequency. This dependency is illustrated in **Figure 7**. These parameters are tested at  $V_{\rm DDmax}$  and maximum CPU clock with all outputs disconnected and all inputs at  $V_{\rm IL}$  or  $V_{\rm IH}$ .

## Power Consumption C161K/O (Reduced Supply Voltage Range)

(Operating Conditions apply)

Parameter	Symbol	Limit Values		Limit Values		Unit	Test Condition
		min.	max.				
Power supply current (active) with all peripherals active	$I_{DD3}$	_	3 + 1.3 × f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IL}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$		
Idle mode supply current with all peripherals active	$I_{IDX3}$	_	1 + 0.4 × f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$		
Power-down mode supply current	$I_{PDO3}$	_	30	μΑ	$V_{\rm DD} = V_{\rm DDmax}^{2}$		

The supply current is a function of the operating frequency. This dependency is illustrated in **Figure 7**. These parameters are tested at  $V_{\rm DDmax}$  and maximum CPU clock with all outputs disconnected and all inputs at  $V_{\rm IL}$  or  $V_{\rm IH}$ .

This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm DD}$  - 0.1 V to  $V_{\rm DD}$ , all outputs (including pins configured as outputs) disconnected.

This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm DD}$  - 0.1 V to  $V_{\rm DD}$ , all outputs (including pins configured as outputs) disconnected.






Figure 7 Supply/Idle Current as a Function of Operating Frequency



# AC Characteristics Definition of Internal Timing

The internal operation of the C161K/O is controlled by the internal CPU clock  $f_{\text{CPU}}$ . Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL" (see Figure 8).




Figure 8 Generation Mechanisms for the CPU Clock

The CPU clock signal  $f_{\rm CPU}$  can be generated from the oscillator clock signal  $f_{\rm OSC}$  via different mechanisms. The duration of TCLs and their variation (and also the derived external timing) depends on the used mechanism to generate  $f_{\rm CPU}$ . This influence must be regarded when calculating the timings for the C161K/O.

The used mechanism to generate the basic CPU clock is selected by bitfield CLKCFG in register RP0H.7-5. Upon a long hardware reset register RP0H is loaded with the logic levels present on the upper half of PORT0 (P0H), i.e. bitfield CLKCFG represents the logic levels on pins P0.15-13 (P0H.7-5).

**Table 9** associates the combinations of these three bits with the respective clock generation mode.



Table 9	C161K/O Clock Generation Mode	9
I able 3	CIDINO CIOCK GEHEIALIOH MOUE	3

	CPU Frequency $f_{\text{CPU}} = f_{\text{OSC}} \times \text{F}$		Notes
0 X X	$f_{\rm OSC} \times 1$	1 to 25 MHz	Direct drive <sup>1)</sup>
1 X X	fosc / 2	2 to 50 MHz	CPU clock via prescaler

<sup>1)</sup> The maximum frequency depends on the duty cycle of the external clock signal.

#### **Prescaler Operation**

When prescaler operation is configured (CLKCFG =  $1XX_B$ ) the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.

The frequency of  $f_{CPU}$  is half the frequency of  $f_{OSC}$  and the high and low time of  $f_{CPU}$  (i.e. the duration of an individual TCL) is defined by the period of the input clock  $f_{OSC}$ .

The timings listed in the AC Characteristics that refer to TCLs therefore can be calculated using the period of  $f_{\rm OSC}$  for any TCL.

#### **Direct Drive**

When direct drive is configured (CLKCFG =  $0XX_B$ ) the CPU clock is directly driven from the internal oscillator with the input clock signal.

The frequency of  $f_{\rm CPU}$  directly follows the frequency of  $f_{\rm OSC}$  so the high and low time of  $f_{\rm CPU}$  (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock  $f_{\rm OSC}$ .

The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. This minimum value can be calculated via the following formula:

$$TCL_{min} = 1/f_{OSC} \times DC_{min}$$
 (DC = duty cycle)

For two consecutive TCLs the deviation caused by the duty cycle of  $f_{\rm OSC}$  is compensated so the duration of 2TCL is always  $1/f_{\rm OSC}$ . The minimum value  $\rm TCL_{min}$  therefore has to be used only once for timings that require an odd number of TCLs (1, 3, ...). Timings that require an even number of TCLs (2, 4, ...) may use the formula 2TCL =  $1/f_{\rm OSC}$ .



#### **AC Characteristics**

Table 10 External Clock Drive XTAL1 (Standard Supply Voltage Range)
(Operating Conditions apply)

Parameter Sy		bol	Direct Drive 1:1		P	Prescaler 2:1	
			min.	max.	min.	max.	
Oscillator period	tosc	SR	40	_	20	_	ns
High time <sup>1)</sup>	$t_1$		20 <sup>2)</sup>	_	6	_	ns
Low time <sup>1)</sup>	$t_2$	SR	20 <sup>2)</sup>	_	6	_	ns
Rise time <sup>1)</sup>	$t_3$	SR	_	10	_	6	ns
Fall time <sup>1)</sup>	<i>t</i> <sub>4</sub>	SR	_	10	_	6	ns

<sup>1)</sup> The clock input signal must reach the defined levels  $V_{\rm IL2}$  and  $V_{\rm IH2}$ .

Table 11 External Clock Drive XTAL1 (Reduced Supply Voltage Range)
(Operating Conditions apply)

Parameter	Syml	bol		t Drive :1	Pres 2	caler :1	Unit
			min.	max.	min.	max.	
Oscillator period	$t_{OSC}$	SR	50	_	25	_	ns
High time <sup>1)</sup>	<i>t</i> <sub>1</sub>	SR	25 <sup>2)</sup>	_	8	_	ns
Low time <sup>1)</sup>	$t_2$	SR	25 <sup>2)</sup>	_	8	_	ns
Rise time <sup>1)</sup>	$t_3$	SR	_	10	_	6	ns
Fall time <sup>1)</sup>	<i>t</i> <sub>4</sub>	SR	_	10	_	6	ns

<sup>1)</sup> The clock input signal must reach the defined levels  $V_{\rm IL2}$  and  $V_{\rm IH2}$ .

The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency ( $f_{CPU}$ ) in direct drive mode depends on the duty cycle of the clock input signal.

The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency ( $f_{CPU}$ ) in direct drive mode depends on the duty cycle of the clock input signal.






Figure 9 External Clock Drive XTAL1

Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is limited to a range of 4 MHz to 40 MHz.

It is strongly recommended to measure the oscillation allowance (or margin) in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is guaranteed by design only (not 100% tested).



### **Testing Waveforms**




Figure 10 Input Output Waveforms




Figure 11 Float Waveforms



#### **Memory Cycle Variables**

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

Table 12 Memory Cycle Variables

Description	Symbol	Values
ALE Extension	$t_{A}$	TCL × <alectl></alectl>
Memory Cycle Time Waitstates	$t_{C}$	2TCL × (15 - <mctc>)</mctc>
Memory Tristate Time	$t_{F}$	2TCL × (1 - <mttc>)</mttc>

Note: Please respect the maximum operating frequency of the respective derivative.

#### **AC Characteristics**

#### **Multiplexed Bus (Standard Supply Voltage Range)**

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Syr	nbol	Max. CPU Clock = 25 MHz			CPU Clock 1 to 25 MHz	Unit
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_A$	_	TCL - 16 + t <sub>A</sub>	_	ns
Address hold after ALE	<i>t</i> <sub>7</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (with RW-delay)	<i>t</i> <sub>8</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (no RW-delay)	<i>t</i> 9	CC	$-10 + t_{A}$	_	$-10 + t_{A}$	_	ns
Address float after RD, WR (with RW-delay)	<i>t</i> <sub>10</sub>	CC	_	6	_	6	ns
Address float after RD, WR (no RW-delay)	t <sub>11</sub>	CC	_	26	_	TCL + 6	ns
RD, WR low time (with RW-delay)	<i>t</i> <sub>12</sub>	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns



## Multiplexed Bus (Standard Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol			Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		
			min.	max.	min.	max.		
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub>	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns	
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	ns	
RD to valid data in (no RW-delay)	<i>t</i> <sub>15</sub>	SR	_	40 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns	
ALE low to valid data in	<i>t</i> <sub>16</sub>	SR	_	40 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 20 + t <sub>A</sub> + t <sub>C</sub>	ns	
Address to valid data in	<i>t</i> <sub>17</sub>	SR	_	50 + 2t <sub>A</sub> + t <sub>C</sub>	_	4TCL - 30 + 2t <sub>A</sub> + t <sub>C</sub>	ns	
Data hold after RD rising edge	<i>t</i> <sub>18</sub>	SR	0	-	0	_	ns	
Data float after RD	<i>t</i> <sub>19</sub>	SR	_	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	ns	
Data valid to WR	t <sub>22</sub>	CC	20 + t <sub>C</sub>	-	2TCL - 20 + t <sub>C</sub>	_	ns	
Data hold after WR	t <sub>23</sub>	CC	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns	
$\frac{\text{ALE rising edge after }\overline{\text{RD}},}{\overline{\text{WR}}}$	t <sub>25</sub>	CC	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns	
Address hold after RD, WR	t <sub>27</sub>	CC	26 + t <sub>F</sub>	_	2TCL - 14 + <i>t</i> <sub>F</sub>	_	ns	
ALE falling edge to $\overline{CS}^{1)}$	t <sub>38</sub>	CC	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	- 4 - t <sub>A</sub>	10 - t <sub>A</sub>	ns	
CS low to Valid Data In <sup>1)</sup>	t <sub>39</sub>	SR	_	40 + t <sub>C</sub> + 2t <sub>A</sub>	_	3TCL - 20 + t <sub>C</sub> + 2t <sub>A</sub>	ns	
$\overline{\text{CS}}$ hold after $\overline{\text{RD}}$ , $\overline{\text{WR}}^{1)}$	t <sub>40</sub>	CC	46 + t <sub>F</sub>	_	3TCL - 14 + t <sub>F</sub>	_	ns	
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	CC	16 + t <sub>A</sub>	_	TCL - 4 + t <sub>A</sub>	_	ns	
ALE fall. edge to RdCS, WrCS (no RW delay)	t <sub>43</sub>	CC	-4 + t <sub>A</sub>	_	-4 + t <sub>A</sub>	_	ns	



## Multiplexed Bus (Standard Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol	Symbol Max. CPU Clock = 25 MHz		Variable ( 1 / 2TCL =	Unit	
		min.	max.	min.	max.	
Address float after RdCS, WrCS (with RW delay)	t <sub>44</sub> CC	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	<i>t</i> <sub>45</sub> CC	_	20	_	TCL	ns
RdCS to Valid Data In (with RW delay)	<i>t</i> <sub>46</sub> SR	_	16 + t <sub>C</sub>	_	2TCL - 24 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW delay)	<i>t</i> <sub>47</sub> SR	_	36 + t <sub>C</sub>	_	3TCL - 24 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub> CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub> CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	<i>t</i> <sub>50</sub> CC	26 + t <sub>C</sub>	_	2TCL - 14 + t <sub>C</sub>	_	ns
Data hold after RdCS	<i>t</i> <sub>51</sub> SR	0	_	0	_	ns
Data float after RdCS	<i>t</i> <sub>52</sub> SR	_	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	<i>t</i> <sub>54</sub> CC	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>56</sub> CC	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns

<sup>1)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).



#### **AC Characteristics**

## **Multiplexed Bus (Reduced Supply Voltage Range)**

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20 MHz CPU clock without waitstates)

Parameter	Syr	nbol				Variable CPU Clock 1 / 2TCL = 1 to 20 MHz	
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	$11 + t_{A}$	_	TCL - 14	_	ns
					+ t <sub>A</sub>		
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$5 + t_A$	_	TCL - 20 + t <sub>A</sub>	_	ns
Address hold after ALE	<i>t</i> <sub>7</sub>	CC	15 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (with RW-delay)	<i>t</i> <sub>8</sub>	CC	15 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (no RW-delay)	t <sub>9</sub>	CC	-10 + t <sub>A</sub>	_	-10 + t <sub>A</sub>	_	ns
Address float after RD, WR (with RW-delay)	<i>t</i> <sub>10</sub>	CC	_	6	_	6	ns
Address float after RD, WR (no RW-delay)	<i>t</i> <sub>11</sub>	CC	_	31	_	TCL + 6	ns
RD, WR low time (with RW-delay)	<i>t</i> <sub>12</sub>	CC	34 + t <sub>C</sub>	_	2TCL - 16 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub>	CC	59 + t <sub>C</sub>	_	3TCL - 16 +t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	22 + t <sub>C</sub>	_	2TCL - 28 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	47 + t <sub>C</sub>	_	3TCL - 28 + t <sub>C</sub>	ns
ALE low to valid data in	<i>t</i> <sub>16</sub>	SR	_	45 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 30 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	57 + 2 <i>t</i> <sub>A</sub> + <i>t</i> <sub>C</sub>	_	4TCL - 43 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	<i>t</i> <sub>18</sub>	SR	0	_	0	_	ns



## Multiplexed Bus (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20 MHz CPU clock without waitstates)

Parameter	Syr	ymbol Max. CPU Clock = 20 MHz		Variable (	Unit		
			min.	max.	min.	max.	
Data float after RD	<i>t</i> <sub>19</sub>	SR	_	36 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub>	CC	24 + t <sub>C</sub>	_	2TCL - 26 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>23</sub>	CC	36 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
ALE rising edge after $\overline{\text{RD}}$ , $\overline{\text{WR}}$	t <sub>25</sub>	CC	36 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
Address hold after RD, WR	t <sub>27</sub>	CC	36 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
ALE falling edge to $\overline{\text{CS}}^{1)}$	t <sub>38</sub>	CC	-8 - t <sub>A</sub>	10 - t <sub>A</sub>	-8 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In <sup>1)</sup>	t <sub>39</sub>	SR	_	47+ t <sub>C</sub> + 2t <sub>A</sub>	_	3TCL - 28 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR <sup>1)</sup>	t <sub>40</sub>	CC	57 + t <sub>F</sub>	_	3TCL - 18 + t <sub>F</sub>	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	CC	19 + t <sub>A</sub>	_	TCL - 6 + t <sub>A</sub>	_	ns
ALE fall. edge to RdCS, WrCS (no RW delay)	t <sub>43</sub>	CC	-6 + t <sub>A</sub>	_	-6 + <i>t</i> <sub>A</sub>	_	ns
Address float after RdCS, WrCS (with RW delay)	t <sub>44</sub>	CC	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	t <sub>45</sub>	CC	_	25	_	TCL	ns
RdCS to Valid Data In (with RW delay)	t <sub>46</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 30 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW delay)	t <sub>47</sub>	SR	_	45 + t <sub>C</sub>	_	3TCL - 30 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub>	CC	38 + t <sub>C</sub>	_	2TCL - 12 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub>	CC	63 + t <sub>C</sub>	_	3TCL - 12 + t <sub>C</sub>	_	ns



## Multiplexed Bus (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol			Variable ( 1 / 2TCL =	Unit	
		min.	max.	min.	max.	
Data valid to WrCS	t <sub>50</sub> CC	28 + t <sub>C</sub>	_	2TCL - 22 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub> SR	0	_	0	_	ns
Data float after RdCS	<i>t</i> <sub>52</sub> SR	_	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>54</sub> CC	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>56</sub> CC	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns

<sup>1)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).






Figure 12 External Memory Cycle:
Multiplexed Bus, With Read/Write Delay, Normal ALE






Figure 13 External Memory Cycle:
Multiplexed Bus, With Read/Write Delay, Extended ALE






Figure 14 External Memory Cycle:
Multiplexed Bus, No Read/Write Delay, Normal ALE






Figure 15 External Memory Cycle:
Multiplexed Bus, No Read/Write Delay, Extended ALE



#### **AC Characteristics**

### **Demultiplexed Bus (Standard Supply Voltage Range)**

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Syr			CPU Clock Variable CPU Clock 25 MHz 1 / 2TCL = 1 to 25 MHz			Unit
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_A$	_	TCL - 16 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (with RW-delay)	<i>t</i> <sub>8</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (no RW-delay)	<i>t</i> <sub>9</sub>	CC	-10 + t <sub>A</sub>	_	-10 + t <sub>A</sub>	_	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub>	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	<i>t</i> <sub>15</sub>	SR	_	40 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns
ALE low to valid data in	<i>t</i> <sub>16</sub>	SR	_	40 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 20 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	50 + 2t <sub>A</sub> + t <sub>C</sub>	_	4TCL - 30 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	<i>t</i> <sub>18</sub>	SR	0	_	0	_	ns
Data float after RD rising edge (with RW-delay <sup>1)</sup> )	t <sub>20</sub>	SR	_	$26 + 2t_A + t_F^{1)}$	_	2TCL - 14 + 22t <sub>A</sub> + t <sub>F</sub> <sup>1)</sup>	ns
Data float after RD rising edge (no RW-delay <sup>1)</sup> )	<i>t</i> <sub>21</sub>	SR	_	$10 + 2t_A + t_F^{1)}$	-	TCL - 10 + 22t <sub>A</sub> + t <sub>F</sub> <sup>1)</sup>	ns



# **Demultiplexed Bus (Standard Supply Voltage Range)** (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol			PU Clock 5 MHz	Variable (	Unit	
			min.	max.	min.	max.	
Data valid to WR	t <sub>22</sub> (	CC	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>24</sub> (	CC	10 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	_	ns
ALE rising edge after RD, WR	t <sub>26</sub> (	CC	-10 + t <sub>F</sub>	_	-10 + t <sub>F</sub>	_	ns
Address hold after $\overline{WR}^{2)}$	t <sub>28</sub> (	CC	0 + t <sub>F</sub>	_	0 + t <sub>F</sub>	_	ns
ALE falling edge to $\overline{CS}^{3)}$	t <sub>38</sub> (	CC	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In <sup>3)</sup>	t <sub>39</sub> \$	SR	_	$40 + t_{\rm C} + 2t_{\rm A}$	_	3TCL - 20 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR <sup>3)</sup>	t <sub>41</sub> (	CC	6 + t <sub>F</sub>	_	TCL - 14 + t <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub> (	CC	16 + t <sub>A</sub>	_	TCL - 4 + t <sub>A</sub>	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub> (	CC	$-4 + t_A$	_	-4 + t <sub>A</sub>	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	16 + t <sub>C</sub>	_	2TCL - 24 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub> \$	SR	_	36 + t <sub>C</sub>	_	3TCL - 24 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub> (	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub> (	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub> (	CC	26 + t <sub>C</sub>	_	2TCL - 14 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub> \$	SR	0	_	0	_	ns



## **Demultiplexed Bus (Standard Supply Voltage Range)** (cont'd)

(Operating Conditions apply)

ALE cycle time =  $4 \text{ TCL} + 2t_A + t_C + t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol	Max. CPU Clock = 25 MHz		Variable ( 1 / 2TCL =	Unit	
		min.	max.	min.	max.	
Data float after RdCS (with RW-delay) <sup>1)</sup>	<i>t</i> <sub>53</sub> SR	_	20 + t <sub>F</sub>	_	2TCL - 20 + 2t <sub>A</sub> + t <sub>F</sub>	ns
Data float after RdCS (no RW-delay) <sup>1)</sup>	t <sub>68</sub> SR	_	0 + t <sub>F</sub>	-	TCL - 20 + 2t <sub>A</sub> + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	<i>t</i> <sub>55</sub> CC	-6 + t <sub>F</sub>	_	-6 + t <sub>F</sub>	_	ns
Data hold after WrCS	<i>t</i> <sub>57</sub> CC	6 + t <sub>F</sub>	_	TCL - 14 + t <sub>F</sub>	_	ns

<sup>&</sup>lt;sup>1)</sup> RW-delay and  $t_A$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

Place 2) Read data are latched with the same clock edge that triggers the address change and the rising  $\overline{\text{RD}}$  edge. Therefore address changes before the end of  $\overline{\text{RD}}$  have no impact on read cycles.

<sup>3)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).



#### **AC Characteristics**

### **Demultiplexed Bus (Reduced Supply Voltage Range)**

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol		Symbol Max. CPU Clock = 20 MHz		Variable ( 1 / 2TCL =	Unit	
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	11 + t <sub>A</sub>	_	TCL - 14 + t <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	5 + t <sub>A</sub>	_	TCL - 20 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (with RW-delay)	<i>t</i> <sub>8</sub>	CC	15 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (no RW-delay)	<i>t</i> <sub>9</sub>	CC	-10 + t <sub>A</sub>	_	-10 + t <sub>A</sub>	_	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	34 + t <sub>C</sub>	_	2TCL - 16 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub>	CC	59 + t <sub>C</sub>	_	3TCL - 16 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	22 + t <sub>C</sub>	_	2TCL - 28 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	<i>t</i> <sub>15</sub>	SR	_	47 + t <sub>C</sub>	_	3TCL - 28 + t <sub>C</sub>	ns
ALE low to valid data in	<i>t</i> <sub>16</sub>	SR	_	45 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 30 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	57 + 2t <sub>A</sub> + t <sub>C</sub>	_	4TCL - 43 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	<i>t</i> <sub>18</sub>	SR	0	_	0	_	ns
Data float after RD rising edge (with RW-delay <sup>1)</sup> )	t <sub>20</sub>	SR	_	$36 + 2t_A + t_F^{1)}$	-	2TCL - 14 + 22t <sub>A</sub> + t <sub>F</sub> <sup>1)</sup>	ns
Data float after RD rising edge (no RW-delay <sup>1)</sup> )	t <sub>21</sub>	SR	_	$15 + 2t_A + t_F^{1)}$	_	TCL - 10 + 22t <sub>A</sub> + t <sub>F</sub> <sup>1)</sup>	ns



## **Demultiplexed Bus (Reduced Supply Voltage Range)** (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20 MHz CPU clock without waitstates)

Parameter Symbo			PU Clock ) MHz	Variable ( 1 / 2TCL =	Unit	
		min.	max.	min.	max.	
Data valid to WR	t <sub>22</sub> CC	24 + t <sub>C</sub>	_	2TCL - 26 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>24</sub> CC	15 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	_	ns
ALE rising edge after RD, WR	t <sub>26</sub> CC	-12 + t <sub>F</sub>	_	-12 + t <sub>F</sub>	_	ns
Address hold after WR <sup>2)</sup>	t <sub>28</sub> CC	0 + t <sub>F</sub>	_	0 + t <sub>F</sub>	_	ns
ALE falling edge to $\overline{\text{CS}}^{3)}$	t <sub>38</sub> CC	-8 - t <sub>A</sub>	10 - t <sub>A</sub>	-8 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In <sup>3)</sup>	t <sub>39</sub> SR	_	$47 + t_{C} + 2t_{A}$	_	3TCL - 28 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR <sup>3)</sup>	t <sub>41</sub> CC	9 + t <sub>F</sub>	-	TCL - 16 + t <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub> CC	19 + t <sub>A</sub>	_	TCL - 6 + t <sub>A</sub>	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub> CC	-6 + t <sub>A</sub>	_	-6 + t <sub>A</sub>	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub> SR	_	20 + t <sub>C</sub>	_	2TCL - 30 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	<i>t</i> <sub>47</sub> SR	_	45 + t <sub>C</sub>	_	3TCL - 30 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub> CC	38 + t <sub>C</sub>	_	2TCL - 12 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub> CC	63 + t <sub>C</sub>	_	3TCL - 12 + t <sub>C</sub>	_	ns
Data valid to WrCS	<i>t</i> <sub>50</sub> CC	28 + t <sub>C</sub>	_	2TCL - 22 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub> SR	0	_	0	_	ns



#### **Demultiplexed Bus (Reduced Supply Voltage Range)** (cont'd)

(Operating Conditions apply)

ALE cycle time =  $4 \text{ TCL} + 2t_A + t_C + t_F$  (100 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol	Max. CPU Clock = 20 MHz		Variable ( 1 / 2TCL =	Unit	
		min.	max.	min.	max.	
Data float after RdCS (with RW-delay) <sup>1)</sup>	<i>t</i> <sub>53</sub> SR	_	30 + t <sub>F</sub>	_	2TCL - 20 + 2t <sub>A</sub> + t <sub>F</sub>	ns
Data float after RdCS (no RW-delay) <sup>1)</sup>	t <sub>68</sub> SR	_	5 + t <sub>F</sub>	-	TCL - 20 + 2t <sub>A</sub> + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	<i>t</i> <sub>55</sub> CC	-16 + t <sub>F</sub>	_	-16 + t <sub>F</sub>	_	ns
Data hold after WrCS	<i>t</i> <sub>57</sub> CC	9 + t <sub>F</sub>	_	TCL - 16 + t <sub>F</sub>	_	ns

<sup>&</sup>lt;sup>1)</sup> RW-delay and  $t_A$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

Place 2) Read data are latched with the same clock edge that triggers the address change and the rising  $\overline{\text{RD}}$  edge. Therefore address changes before the end of  $\overline{\text{RD}}$  have no impact on read cycles.

<sup>3)</sup> These parameters refer to the latched chip select signals (\overline{CSxL}). The early chip select signals (\overline{CSxE}) are specified together with the address and signal \overline{BHE} (see figures below).






Figure 16 External Memory Cycle:
Demultiplexed Bus, With Read/Write Delay, Normal ALE






Figure 17 External Memory Cycle:
Demultiplexed Bus, With Read/Write Delay, Extended ALE






Figure 18 External Memory Cycle:
Demultiplexed Bus, No Read/Write Delay, Normal ALE







Figure 19 External Memory Cycle:
Demultiplexed Bus, No Read/Write Delay, Extended ALE



## **Package Outlines**



#### **Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm

# Infineon goes for Business Excellence

"Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results.

Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction."

Dr. Ulrich Schumacher

http://www.infineon.com

单击下面可查看定价,库存,交付和生命周期等信息

- >>Infineon Technologies(英飞凌)
- >>点击查看相关商品